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DC Power-Bus Modeling and Design With a
Mixed-Potential Integral-Equation Formulation
and Circuit Extraction
Jun Fan, Member, IEEE, James L. Drewniak, Senior Member, IEEE, Hao Shi, Member, IEEE, and
James L. Knighten, Senior Member, IEEE
Abstract—Application of a circuit extraction approach based
on a mixed-potential integral equation formulation (CEMPIE)
for dc power-bus modeling in high-speed digital designs is de-
tailed herein. Agreement with measurements demonstrates the
effectiveness of the approach. Dielectric losses are included into
the calculation of Green’s functions, and thus, incorporated into
the rigorous first principles formulation. A SPICE model is then
extracted from the discretized integral equation. A quasistatic
approximation is used for Green’s functions to keep the extracted
circuit elements frequency independent. Previous work has
established a necessary meshing criterion in order to ensure
accuracy for a given substrate thickness and dielectric constant
to a desired frequency. Several power-bus design issues, such as
surface mount decoupling and power-plane segmentation, were
investigated using the modeling approach. The results and dis-
cussions illustrate the application of the method to dc power-bus
design for printed circuit and multi-chip module substrates.
Index Terms—Circuit extraction, dc power-bus design, dielectric
losses, mixed-potential integral equation formulation, segmented
power plane, surface mount decoupling.
I. INTRODUCTION
ACIRCUIT Extraction approach based on a Mixed-Potential Integral Equation formulation (CEMPIE) is
suitable and effective for dc power-bus modeling in high-speed
digital designs [1], [2]. The method is an extension of the partial
element equivalent circuit approach (PEEC) to a multi-layer
printed circuit substrate [3]–[5]. As a PEEC-type method, the
CEMPIE formulation results in an extracted circuit. External
circuit models, such as sources, loads, or transmission lines,
can then be easily incorporated, and thus, an evaluation of
the performance of a printed circuit board (PCB) design can
be pursued in a more integrated fashion. The formulation
of CEMPIE is based on a mixed-potential integral equation
(MPIE), which is discretized and evaluated using a method of
moments procedure. Instead of using the free-space Green’s
function, CEMPIE employs Green’s functions for a multi-layer
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medium, viz., all dielectric layers in an arbitrary substrate
stackup configuration are incorporated into the calculation of
Green’s functions. The integral equation is then constructed
only on the metallization surfaces of interest. An equivalent
circuit is extracted from the moment matrix without solving the
matrix equation. In order to ensure that the extracted circuit el-
ements are frequency independent, a quasistatic approximation
is applied to Green’s functions. Simulation studies can then be
performed in SPICE based on the extract equivalent circuit. The
CEMPIE formulation is suitable for any multi-layer substrate
including PCBs and multichip modules (MCMs).
Recently, many studies have focused on dc power-bus re-
lated issues in high-speed digital designs, using experimental
and/or modeling approaches [5]–[9]. There are many signal in-
tegrity (SI) and electromagnetic interference (EMI) issues as-
sociated with the dc power-bus structures used in a PCB de-
sign. One of the main concerns is the simultaneous switching
noise (SSN) generated in the power-bus structure by switching
devices. This noise can propagate among the PCB circuits via
the parallel planes of the power bus, thus interfering with sus-
ceptible devices causing system malfunctions, and coupling off
the PCB resulting in emissions through apertures, slots, cables,
and other radiation mechanisms. High-frequency noise decou-
pling and isolation techniques are extensively used in a prac-
tical design. Surface-mount technology (SMT) capacitors are
applied between power and ground layers, decoupling or by-
passing noise to prevent its propagation. A common concern is
the number of capacitors that are sufficient to mitigate the high-
frequency noise. Typically, many capacitors are added to a PCB
to mitigate noise. However, these capacitors consume a lot of
real estate, limit the routing flexibility, and increase cost as well.
The locations of the capacitors can have an impact on the ef-
fectiveness as well. Correctly distributing decoupling capacitors
may reduce the required number. This is an issue of local decou-
pling versus global decoupling. Generally, SMT decoupling ca-
pacitors have an effective frequency range. When the frequency
reaches the point where the parasitic inductance associated with
the interconnects (vias and traces) dominates the capacitance
value, the total impedance is inductive, and the frequency has
exceeded the capacitor’s effective frequency range. The inter-
plane capacitance, intrinsic to the parallel-plane structure, will
then dominate the power-bus impedance through the PCBs dis-
tributed resonances. Increasing this inter-plane capacitance by
using a higher dielectric constant material, or decreasing the
0018–9375/01$10.00 © 2001 IEEE
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Fig. 1. Power-bus structure with vertical discontinuities.
thickness between power and ground layers, or employing an
embedded capacitance layer, is often used in design to mitigate
high-frequency noise. However, the utilization of a high dielec-
tric constant material increases the electrical size of the PCB,
thus lowering its distributed resonant frequencies. In order to
decrease the power-bus impedance at distributed resonant fre-
quencies of the parallel power planes, a lossy material can be
used to damp these resonances, and a lower noise voltage on
the planes results for the same magnitude of injected noise cur-
rent.
Segmenting the power plane to prevent noise propagating
from its source to susceptible devices is another noise mitiga-
tion technique used in digital circuit designs. If a dc connec-
tion between two separate portions using the same logic level
is necessary, then either a conduction bridge or an SMT ferrite
bead is used. This connection and other geometrical dimensions,
such as the gap width, location, and shape, impact the isolation
that can be achieved. Further, the RF isolation can affect the
EMI performance of the PCB as well. All of these issues im-
pact the power-bus design, however, no methodical and proven
design guidelines are well established. The CEMPIE approach
detailed herein can accommodate various power-bus design fea-
tures, such as SMT decoupling capacitors, interconnects, ar-
bitrarily-shaped power islands, board thickness and dielectric
materials, and losses. It is an effective means for developing
power-bus design guidelines, as well as for a specific design
evaluation.
An overview of the MPIE formulation of the CEMPIE ap-
proach is given in Section II. Dielectric losses are included in
the CEMPIE modeling in the examples presented in this paper
as well, and the incorporation in the formulation is detailed.
Instead of using a real number for the relative permittivity ,
a complex number is employed with the imaginary part char-
acterizing the loss behavior of the material. A frequency-de-
pendent conductance results in the extracted circuit model to
reflect the dielectric losses. Section III provides comparisons
between modeled and measured results. Examples of the appli-
cation of CEMPIE to dc power-bus modeling are presented in
Section IV.
II. OVERVIEW OF THE MPIE FORMULATION AND TREATMENT
OF DIELECTRIC LOSSES
The CEMPIE formulation is based on a mixed-potential
integral equation, which is established by applying boundary
conditions, as in typical scattering problems. However, it
departs from the standard MPIE approach [10], keeping the
cell-based scalar potentials as primary unknowns as well as
the edge-based currents to derive a standard modified nodal
analysis (MNA) circuit equation. The unknown currents are
expanded in the Rao–Wilton–Glisson basis functions, and
the unknown scalar potentials are related to the charges that
can be expressed as a function of the surface divergence of
the Rao–Wilton–Glisson basis functions through the current
continuity equation. An equivalent circuit is extracted from the
discretized matrix equation based on the partial elements. A
comprehensive treatment can be found in [1], [2]. An overview
is given here for convenience. A typical power-bus structure
has two distinct types of metallization surfaces, viz., planar
conduction layers (power and ground layers), and surfaces
of vertical discontinuities (device vias and test ports). As
shown in Fig. 1, all dielectric layers and the ground plane
are assumed of infinite size, and Green’s functions for the
grounded multi-layer medium are calculated. The spectral-do-
main expressions for Green’s functions can be derived based
on the concepts of generalized transmission and reflection
coefficients [11], since they are fields of a horizontal or vertical
electric dipole (HED or VED) embedded in the grounded
dielectric slab. These spectral-domain expressions are then
approximated into a series of complex exponentials (images),
using the generalized-pencil-of-function (GPOF) algorithm
[12]–[15]. Every term in the complex exponential series can
then be inversely Fourier transformed from the spectral to
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spatial domain using the Sommerfeld identity [11]. In this
fashion, the spatial-domain expressions for Green’s functions
are calculated.
The dyadic form of Green’s function for vector magnetic po-
tential , which has four components in a stratified medium
[16], is given by
(1)
where are the induced -directed vector potentials due
to an -oriented or a -oriented dipole, respectively, is the
induced -directed vector potential due to an -oriented dipole,
and is the induced -directed vector potential due to a -di-
rected dipole. Green’s function for the scalar electric potential
is expressed as herein, and is a function of the permittivities
of the dielectric layers. Dielectric losses can be accounted for
by ascribing a complex permittivity to the material, i.e.,
(2)
where is the real permittivity, is the equivalent overall per-
mittivity with losses included, and , where is
the loss tangent of the material. Values of loss tangent are ex-
perimentally measured or given by the material manufacturer.
With the dielectric losses incorporated into , its impact can
be rigorously included into the CEMPIE first principles formu-
lation.
The conductor surfaces (excluding the infinite ground plane)
are replaced by equivalent surface currents and charges after the
dielectric layers and ground plane are accounted for in Green’s
functions. The total electric field, i.e., the vector sum of the inci-
dent electric field and the induced electric field due to the equiv-
alent surface currents and charges, must satisfy boundary condi-




induced scalar electric potential;
horizontal planes of concern (power planes);
vertical surfaces of device vias and ports, as shown in
Fig. 1;
equivalent surface current density.
The incident electric field is assumed to be zero, and is not
shown in (3). This is because a circuit extraction approach
is used, and excitations can be handled as impressed current
sources, which are more straight-forward in the extracted
circuit model than the incident electric field is in the first
principles formulation.
The integral equation is discretized using the standard method
of moments (MOM) procedure. A triangular mesh is generated
on the power planes, and the vector basis functions are defined
on all the interior edges [17]. The cylindrical vertical disconti-
nuities are approximated by hexagonal cylinders, and a rectan-
gular mesh is applied on their surfaces. The corresponding basis
functions are anchored on every horizontal edge, and have the
form of one-dimensional linear functions. On the intersections
between the triangular and rectangular meshes, current conti-
nuity must also be ensured [1]. The current density in (3) is ex-
panded using these two types of basis functions. Then, the inte-
gral equation is tested with testing functions that are the same
as the basis functions. The inner product of the testing func-
tions with the gradiant of the scalar potential can be expressed
as an integral of the divergence of the testing functions times the
scalar potential, based on the vector identity. Further assuming
that the scalar potential is constant over every mesh cell, a ma-
trix equation results as
(4)
where is the unknown edge-current vector; is the unknown
cell-potential vector; is the connectivity matrix that relates
cell quantities to edge quantities, and whose elements are
if node is the positive end of edge
if node is the negative end of edge
otherwise
(5)
is denoted the branch-wise inductance matrix, due to its coef-
ficient and the relationship between current and voltage. Its
elements are
(6)
where and are the testing and basis functions, respectively,
and and are the lengths of the edges where the testing and
basis functions are anchored.
Let nodal currents be defined as the total currents flowing
out of the corresponding mesh cells. Then, these nodal currents
are related to the edge currents by the connectivity matrix as
(7)
Current continuity provides a relationship between charge and
current as
(8)
where , and are the charge, the nodal current, and the
impressed nodal current associated with Cell , respectively.
The impressed currents are introduced here to accommodate
current sources in the circuit simulation.
Since the charge density is constant over each mesh cell, by
taking the surface divergence of the selected current basis func-




and indicate a surface integration over cell and , re-
spectively; and, and are the corresponding cell areas. As
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Fig. 2. The equivalent circuit model between any arbitrary pair of two nodes m and n.
mentioned before, is a function of material permittivities,
which are complex numbers if dielectric losses are included.
This makes , thus as well, a complex number. Then let
(11)
where the and matrices are both real. Due to the relation-
ship between potential and charge, is denoted the cell-wise
capacitance matrix, and is the cell-wise conductance ma-
trix that results from the dielectric losses. Using (4), (8), (7), (9)
and (11), a discretized form of a mixed-potential integral equa-
tion results as
(12)
This equation has the standard form of a Modified Nodal Anal-
ysis system of equations that is utilized in many circuit simula-
tors [18].
A relationship between the node (cell) potentials and only the
impressed nodal currents can be derived from (12) as
(13)
where the matrix is denoted the nodal admittance matrix of
the system, and
(14)
Instead of directly solving (13), an equivalent circuit model
can be extracted from the admittance matrix, by enforcing Kir-
choff’s Current Law (KCL) at every cell (node) [1]. In order
to keep the extracted circuit elements frequency-independent,
a quasistatic approximation of Green’s functions is employed
[2]. This approximation introduces an additional mesh con-
straint to keep the extracted circuit meaningful and valid for
capturing the distributed behavior of the power bus up to a
specified upper frequency. This limitation is determined by
the highest frequency of interest, layer stackup, and dielectric
materials [2].
Fig. 3. Two-layer dc power-bus example including SMT capacitor decoupling.
Dimensions are in millimeters.
Fig. 2 shows the equivalent circuit between an arbitray pair
of Nodes and . A parallel LCG branch exists between these
two circuit nodes, and there is also a parallel shunt CG between
each node and the ground node. For those nodes that are
associated with cells that have vertical surface currents flowing
into the ground plane, there is an inductance connecting from
the node to the ground node as well [1]. The conductance
in this model results from the imaginary part of dielectric
permittivities, thus, dielectric losses are characterized in the
circuit model. The extracted circuit model is then exported into
SPICE where well-developed IC source, load, and transmission
line models can be incorporated. Various kinds of simulations,
such as input impedance, scattering parameters, noise voltage
distribution, transient simulations, and so on, can be performed.
III. COMPARISONS BETWEEN EXPERIMENTS AND MODELING
The CEMPIE modeling approach was demonstrated by com-
parison with experiments. Fig. 3 shows a two-layer PCB test
geometry with dimensions of 15 cm 20 cm. Sixteen SMT de-
coupling capacitors, with individual values of 0.01 F, were uni-
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Fig. 4. Comparison between modeled and measured jS j results for the
power-bus structure shown in Fig. 3.
formly distributed over the board. Nominal parasitic inductance
(ESL) and resistance (ESR) values associated with the capac-
itor package used in the modeling were 820 pH and 120 m ,
respectively, and were measured from one capacitor using an
HP4291A Impedance Analyzer. As shown in Fig. 3, one end of
every capacitor was soldered directly to the power plane, while
the other end was connected to the ground plane through a wire
with a diameter of 24 mil. Both the power plane and intercon-
nects were modeled in the first principles formulation, and the
SMT capacitors were included as lumped elements. The dielec-
tric thickness between the power and ground planes was 63 mils.
The material was FR-4 with a dielectric constant of ,
and loss tangent of . Two test ports, labeled as
P1 and P2 in Fig. 3, were selected. The between them,
and at P1 were investigated. Two test probes were con-
structed of 0.085 semi-rigid coaxial cable with SMA connec-
tors. The center conductors of test probes with diameters of 20
mils that connected to the the power plane were also modeled
in the first principles formulation. The measurements were per-
formed using an HP8753D network analyzer. The calibration
planes were at the SMA test connectors. A 12-term error cor-
rection model using an open, short, and load was used in the
calibration. A port extension was used to move the measure-
ment planes to the coaxial cable feed terminals looking into the
power bus.
Fig. 4 shows the comparison between modeled and measured
results. The results compare favorably up to 2 GHz. The
discrepancies between the modeling and measurements result
in part from the nonideal construction of the test board. The
wires fitted through the holes to make connections on the bottom
board side may not be drilled perfectly straight and located ex-
actly on the grid as shown. Further, values of C, ESR, and ESL
measured from only one capacitor were used for all the capaci-
tors. Modeled and measured results of at P1 are compared
in Fig. 5, and they agree well from 100 MHz to 2 GHz as well.
The CEMPIE model had 3549 mesh edges, and 2422 mesh cells.
The problem took approximately 6 h and 20 min to complete ei-
Fig. 5. Comparison between modeled and measured jS j results for the
power-bus structure shown in Fig. 3.
ther the or simulation with 301 frequency points in
a Pentium III PC with a 450-MHz CPU and 512-MB memory.
This test geometry includes most typical dc power-bus struc-
tures, thus, it well demonstrates the capability of the CEMPIE
approach in dc power-bus modeling.
Arbitrarily shaped power planes can also be addressed using
the CEMPIE approach, since the triangular mesh is suitable for
approximating any arbitrary contour encountered in practical
power-bus designs. The example shown in Fig. 6 is a segmented
power plane structure. The two-layer test PCB had dimensions
of 15 cm 9 cm, and the bottom layer was a solid plane repre-
senting the ground plane. The top layer, however, as shown in
Fig. 6, was gapped with a zigzag pattern, and the two conductor
areas were connected by a conducting bridge to provide dc con-
tinuity. The board material was FR-4 with a dielectric constant
of , and loss tangent of . The layer sep-
aration between the power and ground planes was 43 mil. A
test port was located in each area of the two gapped portions,
and between them was studied both experimentally and
with the CEMPIE modeling. SMA PCB mount jacks with di-
ameters of the inner conductor of 50 mils were used as the test
probes. The two test port conductors were modeled in the first
principles formulation with the segmented power plane. Simi-
larly, was measured using an HP8753D network analyzer,
and the reference planes were located at the SMA jack termi-
nals. The modeled and measured results from 1 MHz to 2 GHz
are compared in Fig. 7, and agree well over the entire frequency
range. A mesh with 2239 edges and 801 cells was used in the
simulation. It took approximately 55 min to complete 301 fre-
quency points in the Pentium III PC with a 450-MHz CPU and
512-MB memory. The number of unknowns, and the run time
was greatly reduced from the previous examples, because the
mesh could be coarser as a result of not having to mesh down to
small via diameters.
The above two examples with typical dc power-bus struc-
tures, as well as other measurements, demonstrate that the
CEMPIE approach is suitable for dc power-bus modeling.
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Fig. 6. A segmented power plane test geometry for CEMPIE modeling. All dimensions are in millimeters.
Fig. 7. Comparison between modeled and measured results for the segmented
power plane shown in Fig. 6.
Various power-bus design issues can then be addressed using
this modeling approach with confidence. The following section
details several power-bus design examples.
IV. DC POWER BUS MODELING USING THE CEMPIE
APPROACH
Issues on dc power-bus design in high-speed digital cir-
cuits can be addressed by a suitable and effective power-bus
modeling tool more easily and thoroughly than hardware
trial-and-error. The CEMPIE approach can handle various
design problems on dc power-bus structures and SMT capacitor
decoupling issues. Typical power-bus structures with arbitrarily
shaped power planes, an arbitrary multilayer medium, as well
as vias and test ports, can be formulated and addressed in
CEMPIE. The circuit extraction approach enables an interface
with SPICE compatible models of IC devices, transmission
lines, and other circuit models, easily. Comparisons between
modeling and measurements demonstrate its effectiveness.
Several power-bus design issues were studied using CEMPIE,
and shown below as examples of the application of the CEMPIE
approach in dc power-bus design.
A. Local and Global SMT Decoupling Capacitor Placement
SMT decoupling capacitor placement on a PCB is a crit-
ical design aspect in high-speed digital designs. Traditionally,
the use of local decoupling, namely, placing decoupling capac-
itors adjacent to an IC device, has been advocated. This view
may stem from PCB designs where entire planes were not de-
voted to power supply and current return. Placing capacitors
near the IC devices in this case reduces the parasitic inductance,
thus making these decoupling capacitors effective at higher fre-
quencies. More recent studies on dc power-bus structures with
power and ground layers have suggested that all decoupling
capacitors were shared in the frequency range in which they
were effective; hence, the location of the decoupling capacitor
on the board was unimportant [19]. This study considered thin
power/ground layer separation (10 mils or less) cases. However,
for thick power layers (greater than 30 mils), local decoupling
can be benificial. Local decoupling capacitors remain effective
far beyond the series resonance frequency of the SMT capac-
itors with the inductance of the interconnects, when all other
decoupling capacitors have already lost their effectiveness [20].
This local decoupling effect results from the mutual inductive
coupling between closely spaced vias [21].
A power-bus geometry shown in Fig. 8 was used to study
the local decoupling effect using the CEMPIE approach. It was
a two-layer PCB with a thickness of 43 mils, and dimensions
of 6 9 . Two solid planes were power and ground layers.
The dielectric layer had a dielectric constant of , and
loss tangent of . There were 39 global decou-
pling capacitors uniformly distributed on the PCB on 1 cen-
ters. Adjacent to the input test port were 4 local decoupling
capacitors placed in a circle centered at the input port. The
spacing between the local capacitors and the input port was
varied. All SMT decoupling capacitors had individual values
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Fig. 8. A power-bus geometry for CEMPIE modeling of local decoupling capacitor effects.
of 0.01 F, and the respective ESL and ESR values for the ca-
pacitor package used in the modeling were 820 pH and 120
m , respectively. One end of the capacitors was connected to
the top plane directly, while the other end was connected to the
bottom plane through vias with diameters of 30 mils, as shown
in Fig. 8. The input port was assumed to be an SMA PCB
mount jack with a diameter of inner conductor of 50 mils, and
an ideal open-circuited probe was set as the output port. The
between the input and output ports was calculated from
the CEMPIE modeling, and directly indicates the noise voltage
at the output port due to the injected noise current at the input
port. Results are compared with the baseline case, where no
local decoupling capacitors were present, in Fig. 9, where
is the spacing between the local capacitors and the input port.
The modeled frequency range was from 100 MHz to 2 GHz.
Beyond a few hundred megahertz, the global decoupling ca-
pacitors normally have ceased to be effective. From Fig. 9, the
local decoupling capacitors resulted in a in excess of 15
dB lower for mils over the entire freqency range, even
to 2 GHz. The smaller the spacing between the local decoupling
and the input port was, the lower the magnitude. Further,
the reduction is nearly independent of frequency. This can
be explained by the mutual inductive coupling between the test
port via and the decoupling capacitor via, and a hybrid lumped/
distributed circuit model can be developed [1].
Modeling indicates that, for a thick power layer (30 mils or
greater), local decoupling can be beneficial. It can effectively re-
duce power-bus noise up to several gigahertz. However, placing
decoupling capacitors adjacent to IC devices may occupy space
near the devices, thus limiting the routing flexibility. CEMPIE
can provide a means of evaluating the benefit from local decou-
pling, based on the IC/capacitor spacing, and power layer thick-
Fig. 9. Local SMT decoupling effect versus spacing.
ness. Tradeoffs between local decoupling and routing flexibility
can be made based on the results.
B. High-Dielectric-Constant Power Layer Materials
The effective frequency range of SMT decoupling capacitors
are typically limited by their parasitic interconnect inductance.
When the parasitic inductance dominates the total capacitance
of the SMT device, the equivalent impedance of the capacitors is
much larger than the impedance of the parallel-plate structure of
the power and ground layers. The inter-plane capacitance then
dominates the PCB’s impedance through the board distributed
resonances, and serves as a source of high-frequency charge.
Increasing the inter-plane capacitance either by using a high-di-
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Fig. 10. Power-bus impedance of a bare high-dielectric-constant power layer.
electric-constant material or decreasing the layer thickness in-
creases this high-frequency source of charge. Using a high-di-
electric-constant material as the power layer was modeled with
CEMPIE, and compared with an ordinary FR-4 material as the
power layer.
The modeled structure was a 6 9 two-layer PCB, as
shown in Fig. 8. The bare board, without the global and local
decoupling capacitors, was first studied. The impedance at the
input port terminal shown in Fig. 8 was calculated from the
CEMPIE modeling for two cases with different board mate-
rials over the frequency range from 1 MHz to 2 GHz. One
was an ordinary FR-4 material with a dielectric constant of
, and loss tangent of . The other was a fic-
titious high-dielectric-constant material. The only paramenter
different from the FR-4 material was its permittivity .
The layer thickness in both cases was 43 mil. Modeled input
impedance results are shown in Fig. 10. The high dielectric
constant resulted in a lower impedance at low frequencies due
to the dramatically increased interplane capacitance. However,
it also increased the electrical size of the PCB, thus decreased
the frequencies at which the board exhibited distributed reso-
nances. When the boards exhibited a distributed behavior, the
overall magnitudes for two cases were comparable. It can be
shown by considering a two-port network that minimizing the
input impedance is consistent with reducing the noise voltage
over the power bus. The benefit of a high-dielectric-constant
material may be limited to frequencies less than the board
distributed resonances, though further study is required for
reaching a general conclusion regarding high-dielectric power
layers.
When all the global decoupling capacitors were present as
shown in Fig. 8, the low-frequency improvements due to the
high-dielectric-constant material was neglegible, as illustrated
in Fig. 11. This result is reasonable since the low-frequency
board impedance was dominated by the decoupling capacitors,
and the board distributed resonances were so low that the
inter-plane capacitance did not have a wide effective frequency
range.
Fig. 11. Power-bus impedance of a high-dielectric-constant power layer
populated with SMT capacitors.
C. Using Loss in Power Layers and SMTs
The input impedance of the PCB at any point is dominated
by its distributed resonance peaks for frequencies higher than
the first board distributed resonance as demonstrated previously.
Decoupling capacitors (except for the local capacitors) and the
inter-plane capacitance do not impact the overall level of the
power-bus noise in this region, though resonant frequencies can
shift. Using loss in the power layers can damp the resonance
peaks, thus reduce the power-bus noise. The active components
themselves will contribute to the power-bus loss, but in the giga-
hertz frequency range, the dielectric and conductor losses will
dominate. Essentially, a lossy material will introduce dielectric
losses into the noise propagation, and these losses are propor-
tional to frequency. The higher the frequency is, the more the
noise magnitude can be reduced. Since dielectric losses can be
addressed by applying a complex dielectric constant in Green’s
functions, this issue can be modeled using the CEMPIE ap-
proach as well.
The test geometry shown in Fig. 8 was again used, including
the global decoupling capacitors. The local decoupling capaci-
tors were not placed. An ordinary FR-4 material with a dielectric
constant of , and loss tangent of was used
as a baseline. A fictitious lossy material with the same dielectric
constant, but loss tangent of was modeled, and com-
pared with the more typical case. The dielectric layer thickness in
both cases was 43 mils. The between the input and output
ports, as well as the input impedance looking into the input port
terminal, was modeled from 100 MHz to 2 GHz. The results
are shown in Fig. 12(a). The lossy material damped the board dis-
tributed resonance peaks by as much as 15 dB in the . This
indicates that less noise propagated to the output port using the
lossy material than using an ordinary FR-4 material. Fig. 12(b)
shows the comparison between the two input impedance results.
Again, the lossy material damped the board distributed resonance
peaks by as much as 10 dB. In practice, when all IC devices and
other circuit components are placed for a populated PCB, these
components may introduce losses as well. Therefore, the effect
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Fig. 12. Using a lossy material in the power layer to damp the resonance peaks.
(a) jZ j. (b) Input impedance.
of losses in the power layers may not be so dramatic, in par-
ticular below 1 GHz. The CEMPIE formulation can easily in-
corporate these device models if available, and, therefore, the
effect of using lossy materials as power layers can be evaluated
in a more appropriate fashion with suitable device models.
Adding resistive losses in the power-bus structure was studied
using the same test geometry as above. A series resistor with
an ESL value of 820 pH was added to every SMT decouping
capacitor, and between the input and output ports was
determined. Three different resistor values of 1, 2, and 4 were
investigated, and modeled results are compared with the case
without the series resistors in Fig. 13. Adding resistive losses
damped the first several resonance peaks between600–800 MHz,
and the larger the series resistors were, the more these magni-
tudes were decreased. However, higher-frequency resonance
peaks had only slight changes. Further, with the increase of
the resistor values, the low-frequency magnitudes increased,
which may greatly reduce the noise margins at these frequencies.
Adding resistive losses affects the first several resonances, and
the specific value of loss must balance the low-frequency perfor-
mance against the improvements at these resonant frequencies.
Fig. 13. Modeled jZ j results when adding resistive losses in the SMT
decoupling capacitors.
Fig. 14. Power-plane segmentation geometries modeled with the CEMPIE
approach.
D. Power-Plane Segmentation
Segmented power planes are often employed in high-speed
digital designs for minimizing the propagation of high-frequency
noise on dc power buses. The rationale is based on introducing
a series impedance in the power plane to provide isolation of a
noise source from the rest of the PCB design. A lumped equiva-
lent circuit model based on the segmented structure and dimen-
sions can be established, and is useful at frequencies lower than
the board distributed resonant frequencies [22]. However, the
RF performance of power-plane segmentation into the gigahertz
frequency range requires a full-wave approach. CEMPIE is suit-
able for this modeling, since an arbitrarily shaped power plane
can be handled with no extra effort.
Four power-plane structures shown in Fig. 14 were studied
as an example. All PCBs had dimensions of 10 cm 5.5 cm,
and a thickness of 43 mil. The board materials were the same as
previously, with a dielectric constant of , and loss tan-
gent of . The only differences were in the power
planes. A continuous power plane was used as a baseline case.
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Fig. 15. Comparisons of jZ j due to different segmented power-plane
structures.
A dual-isolated power plane, a gapped power plane with a con-
ducting bridge, and a gapped power plane with a ferrite connec-
tion were modeled as three common segmentation structures.
All gaps were located in the center of the longer edge with gap
widths of 2 mm for the latter three cases. Two test ports were
chosen. In the segmented power-plane configurations, they were
located in the two gapped portions. The modeled results
between the two test ports are shown in Fig. 15. Compared with
the continuous power plane, the dual-isolated plane had better
isolation over nearly the entire frequency range, except at dis-
tributed board resonances where the gap did not affect the cur-
rent distribution of the modes associated with these resonances.
However, when the conducting bridge was present to provide a
dc connection, the gapped plane did not decrease at fre-
quencies lower than 500 MHz, and the conducting bridge com-
promised the isolation achieved by the gap. An alternative was
to use a ferrite to provide RF impedance but dc continuity. An
equivalent parallel RLC circuit with 300 00 nH,
and 0.65 pF was used to represent an SMT ferrite. The
modeled results show that the gapped plane with the ferrite con-
nection had almost the same degree of isolation as the dual-iso-
lated plane in the entire frequency band, except that the ferrite
model also provided dc continuity.
The isolation as a function of geometry factors, such as gap
and bridge dimensions and location, gap shape, and other fac-
tors can be studied using the CEMPIE approach by performing
various what-if scenarios. Then, specific power-plane segmen-
tation designs can be facilitated and guided using this method.
V. CONCLUSION
A modeling approach formulated from first principles and ex-
tracting a SPICE model was used to study several dc power-bus
issues critical in high-speed digital designs. The comparisons
between measured and modeled results demonstrated its effec-
tiveness and application. The compatibility of the CEMPIE ap-
proach with SPICE type circuit models, its capability of mod-
eling vertical discontinuities and planar areas in multiple layers,
and easy handling of arbitrarily shaped planes make it a pow-
erful modeling tool for PCB and MCM power-bus design, where
power is distributed using planar areas.
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